Robert H. Williams. DESIGN OF LOW-POWER VLSI ARCHITECTURE FOR HIGH-SPEED COMMUNICATION. IJAEI 2025, 1 (2), 1-4.