International Journal of
AI Electronics and Nexus Energy
Peer Reviewed, Referred & Indexed Journal
ISSN: 3070-0515 www.zesterapublications.com Original Research Paper

A REFINED AND EXPEDIENT THREE-OPERAND BINARY ADDER DEVISED BY MEANS OF REVERSIBLE LOGICAL ARTIFICE

B.V.V.N.S. SRI SOWJANYA[1], G. KEERTHI DEVI[2], B. RAJA RAJESWARI[3],G. ESWARI[4],G. POOJITHA[5]

[1]Assistant Professor, Dept. of ECE, V.K.R., V.N.B. & A.G.K. COLLEGE OF ENGINEERING, GUDIVADA.

UG Students, Dept. of ECE, V.K.R., V.N.B. & A.G.K. COLLEGE OF ENGINEERING, GUDIVADA.

ABSTRACT

In the present age, wherein the reduction of power dissipation and the conservation of logical resources are esteemed of paramount consequence, reversible computation has emerged as a most promising discipline. The work proposes an efficient three-operand binary adder constructed upon reversible logical principles, thereby reducing information loss and the associated energy dissipation and found in conventional irreversible circuits. Unlike traditional adders which dissipate power through redundant transitions and discarded bits, the reversible scheme preserves a one-to-one correspondence between inputs and outputs, ensuring minimal logical waste. The devised architecture integrates carefully selected reversible gates so as to accomplish simultaneous addition of three binary operands with reduced ancillary outputs and moderated propagation delay. Particular attention has been given to reduction of power,area,delay,quantum cost, garbage outputs, and constant inputs, these being critical measures of merit in reversible design. The arrangement exhibits improved computational speed and enhanced energy effiency while maintaining structural regularity suitable large-scale integration. Thus, the proposed three-operand adder stands as a forward-looking contribution toward low-power arithmetic units suited for advanced digital and quantum-inspired systems.

Keywords: Reversible Computation, Three-Operand Binary Addition, Reduction Of Power,Reducing Area Reduces Delay, Low-Power Arithmetic Design, Logical Reversibility, High-Speed Digital Processing.

INTRODUCTION

In these later days, when the art of computation has advanced to a pitch scarcely imagined by our forebears, the demand for circuits of greater expedition and diminished dissipation of power has grown exceedingly urgent. Arithmetic units, being the very heart of digital engines, bear the principal burden of such expectation. Among these, the binary adder occupy a station of singular importance, for it form eth the foundation not only of addition itself but also of subtraction, multiplication, division, and manifold logical operations. The refinement of adder architectures hath therefore long engaged the ingenuity of scholars and artificers alike, who have sought to reconcile celerity, frugality of energy, and structural economy within one harmonious contrivance [1].

In former times, the customary full adder, constructed of irreversible logic gates, sufficed for moderate scales of integration. Yet as devices have been reduced unto nanometre dimensions, the dissipation of energy occasioned by information loss hath become a matter of grave concern. It was long since propounded that each bit of information destroyed in an irreversible operation entail a fundamental expenditure of energy, thereby imposing a theoretical bound upon efficiency [2]. This principle hath lent renewed vigour unto the study of reversible logic, wherein a one-to-one correspondence betwixt inputs and outputs is preserved, and no information is willful cast aside. By maintaining such bijective mapping, reversible circuits aspire to curtail energy loss and to prepare the ground for quantum modes of computation [3].

The doctrine of reversibility, once esteemed a philosophical curiosity, hath in recent decades assumed practical significance. Reversible gates such as the Toffoli and Fredkin configurations have demonstrated that universal computation may be accomplished without forfeiture of information [4]. These gates, by judicious permutation and conditional inversion of signals, permit the construction of arithmetic circuits whose logical transformations may be retraced without ambiguity. In consequence, the notions of quantum cost, garbage outputs, and constant inputs have arisen as measures whereby reversible designs are adjudged. The minimization of these quantities hath become an object of earnest pursuit, for they bear directly upon the feasibility of physical realization in quantum and low-power domains [5].

Received: 16-01-2026 | Accepted: 21-02-2026 | Published: 28-02-2026

International Journal of
AI Electronics and Nexus Energy
Peer Reviewed, Referred & Indexed Journal
ISSN: 3070-0515 www.zesterapublications.com Original Research Paper

Among the several arithmetic operations, the addition of multiple operands in a single stage present peculiar advantages. A three-operand binary adder, capable of summing three inputs concurrently, may reduce the depth of arithmetic trees and thereby diminish overall propagation delay. In conventional practice, such summation is frequently achieved by cascading two-operand adders, which increase the number of intermediate stages and introduce additional switching activity. By contrast, a direct three-operand structure offer the prospect of greater expedition and reduced transitional overhead [6]. The union of this concept with reversible logic principles thus commenditself as a fruitful avenue of inquiry.

The employment of reversible techniques in multi-operand addition, however, is not devoid of difficulty. The preservation of reversibility demand that each output vector uniquely determine its antecedent inputs. Consequently, auxiliary outputs—commonly termed garbage—must oft be appended to maintain bijectivity. Excessive generation of such outputs encumber the circuit and augment quantum realization cost. Likewise, the introduction of constant inputs, though sometimes unavoidable, increase hardware complexity. Therefore, a well-devised reversible three-operand adder must contrive to accomplish its function with the least possible quantum cost and with restrained proliferation of ancillary signals [7].

Furthermore, the acceleration of arithmetic computation hath long been associated with the parallel generation of carry information. In traditional binary addition, the carry signal transverse successive stages, thereby imposing a delay proportional to word length. Diverse stratagems, such as carry-look-ahead and carry-save schemes, have been contrived to alleviate this impediment. A three-operand adder naturally lend eth itself unto carry-save methodology, wherein partial sums and carries are produced without immediate propagation. When transposed into reversible form, such an approach demandeth careful orchestration of gate interconnections so that reversibility be maintained whilst delay be curtailed [8].

It is likewise to be observed that modern computational systems extend beyond classical silicon implementation. The advent of quantum computation and other emergent paradigms hath renewed interest in circuits whose logical reversibility aligned with the unitary transformations of quantum mechanics. In such contexts, the reduction of quantum cost—being the tally of primitive reversible operations required for realization—assume especial prominence. An efficient three-operand binary adder fashioned according to reversible precepts may therefore serve not only present low-power CMOS technologies but also future quantum processors, wherein each superfluous operation exact eth substantial physical overhead.

Thus, the study of an efficient three-operand binary adder employing reversible technique is grounded in manifold considerations: the theoretical imperative to mitigate information loss; the practical necessity of reducing power dissipation; the architectural desire for diminished propagation delay; and the prospective alignment with quantum computational frameworks. By synthesizing established reversible gates into a coherent structure capable of concurrent three-operand addition, one may aspire to unite speed with parsimony, and elegance with utility. Such endeavour stands within the noble tradition of digital design, wherein continual refinement of fundamental arithmetic primitives yield eth profound consequences for the whole edifice of computation.

LITERATURE SURVEY

The advancement of reversible computation hath its philosophical and scientific roots in the recognition that the annihilation of information in conventional logic circuits entail an inevitable expenditure of energy. Early theoretical expositions established that each irreversible logical operation, by erasing bits of information, is accompanied by a fundamental thermodynamic cost [1]. This observation awakened renewed interest in computational models wherein logical transformations might proceed without forfeiture of information. The principle of reversibility, though long known in abstract form, was thereby elevated to a matter of practical engineering import. Scholars began to enquire whether arithmetic operations, hitherto executed by irreversible gates, might be recast in such fashion that inputs could be uniquely recovered from outputs, thus diminishing theoretical energy loss.

Subsequent investigations furnished constructive demonstrations of reversible logic gates capable of universal computation. The Toffoli and Fredkin gates, among others, were shown to possess the capacity to emulate any Boolean function when suitably composed [2]. These devices effected conditional permutations of input vectors while preserving bijective correspondence betwixt domain and range. The literature reveal-eth numerous efforts

International Journal of
AI Electronics and Nexus Energy
Peer Reviewed, Referred & Indexed Journal
ISSN: 3070-0515 www.zesterapublications.com Original Research Paper

to refine such gates, either by reducing their quantum realization cost or by adapting them to practical circuit synthesis. From these foundational studies arose a taxonomy of performance metrics—quantum cost, garbage outputs, and constant inputs—by which reversible circuits are commonly adjudged. The minimization of these measures hath since been regarded as essential for feasible implementation in both CMOS and quantum technologies.

In the realm of arithmetic circuits, the reversible full adder hath commanded especial attention. Early designs sought merely to transpose the conventional full adder truth table into reversible form, often by appending ancillary outputs to maintain bijectivity [3]. Though functionally correct, such schemes were burdened by excessive garbage signals and elevated quantum cost. Later contributions endeavour to ameliorate these deficiencies through more judicious arrangement of reversible primitives. By decomposing the addition process into propagate and generate functions, certain authors contrived architectures wherein the tally of extraneous outputs was reduced, and the logical depth curtailed [4]. These refinements marked a notable progression in the art, yet they remained primarily confined to two-operand addition.

The necessity for multi-operand addition hath likewise been acknowledged in the literature, particularly within high-speed arithmetic units. In classical design, the carry-save adder was introduced to sum three or more operands concurrently, thereby forestalling the immediate propagation of carries and diminishing cumulative delay [5]. This stratagem proved invaluable in multipliers and accumulation circuits. When researchers turned their attention unto reversible counterparts, they perceived that analogous principles might be employed, albeit with greater circumspection to preserve reversibility. The direct adaptation of carry-save structures into reversible logic required careful insertion of supplementary outputs to avoid information loss, a process which frequently inflated hardware complexity.

Several investigators proposed reversible three-operand adders by cascading reversible full adders in serial fashion [6]. Whilst such constructions achieved functional correctness, they inherited the compounded quantum cost and garbage output of each constituent stage. Other scholars sought to devise bespoke gate combinations capable of executing three-operand addition in a more consolidated manner. By exploiting the algebraic symmetry of sum and carry expressions, they endeavour ed to reduce the number of reversible primitives required. These works emphasized that efficiency in reversible design demand not only correctness but also parsimony in auxiliary resources.

The literature further rerecord attempts to synthesis reversible arithmetic circuits through algorithmic means. Certain authors introduced systematic synthesis methodologies, wherein Boolean expressions were transformed into reversible networks via structured decomposition [7]. Such approaches afforded a measure of automation and consistency, yet they often produced circuits of considerable size unless subsequent optimization were applied. Consequently, hybrid methods emerged, combining heuristic insight with algorithmic generation so as to attain more economical designs. In the context of three-operand addition, these techniques have been invoked to explore alternative gate typologies and to assess trade-offs betwixt depth, cost, and output overhead.

Moreover, the prospective application of reversible circuits within quantum computation hath profoundly influenced contemporary studies. In quantum realization, each reversible gate must ultimately be decomposed into elementary quantum operations, such as controlled-NOT and single-qubit rotations. The aggregate of such operations constitute the quantum cost, which directly affected execution time and susceptibility to decoherence. Researchers have therefore undertaken comparative analyses of reversible adder architectures, seeking those configurations that minimize quantum primitives whilst retaining computational fidelity [8]. Multi-operand adders, being integral to quantum algorithms involving arithmetic processing, have thus become a subject of especial scrutiny.

METHODOLOGY

The method pursued in the conception of the proposed three-operand binary adder was grounded upon the fundamental doctrine of logical reversibility, whereby each transformation betwixt input and output vectors must preserve a one-to-one correspondence. At the outset, the Boolean expressions governing the summation of three binary operands were carefully examined. For three inputs A, B, and C, together with an optional carry term where required, the sum and carry relations were expressed in algebraic form so that they might be rendered suitable for reversible mapping. Rather than adopting a mere cascade of conventional full adders,

International Journal of
AI Electronics and Nexus Energy
Peer Reviewed, Referred & Indexed Journal
ISSN: 3070-0515 www.zesterapublications.com Original Research Paper

which would multiply auxiliary signals and inflate quantum cost, the logical structure was reformulated to permit concurrent generation of intermediate propagate and generate components. This analytical stage was indispensable, for reversible design demand that no information be discarded; hence every derived function was scrutinized to ensure that its inverse might be determinable without ambiguity.

Having established the algebraic foundation, the next endeavour consisted in selecting appropriate reversible primitives by which the required transformations might be effected. Gates of proven universality, such as controlled-controlled inversion structures and conditional swap arrangements, were considered for their capacity to implement the requisite logical operations whilst maintaining bijectivity. Each candidate configuration was evaluated with respect to quantum cost, garbage output production, and logical depth. The arrangement ultimately chosen sought to consolidate multiple logical functions within single reversible gate combinations, thereby diminishing the total number of stages. Care was taken that constant inputs were employed sparingly, and that ancillary outputs introduced for reversibility were minimized through thoughtful interconnection of gate outputs with subsequent inputs. In this wise, structural economy was preserved without impairing functional correctness.

Thereafter, the architectural composition of the three-operand adder was devised so that partial sums and carries might be generated in parallel fashion. Instead of permitting the carry to propagate sequentially through numerous stages, a carry-save philosophy was adopted in reversible form. Intermediate carry terms were produced simultaneously with sum bits, thus reducing overall propagation delay. To maintain reversibility, the intermediate signals were not obliterated but were either preserved as useful outputs or re-employed within subsequent transformations. By this stratagem, the circuit achieved both expeditious computation and compliance with reversible constraints. Particular attention was devoted to the ordering of gates, so that signal dependencies were honour and unnecessary re computation avoided. Logical depth was thereby moderated, an outcome beneficial for both classical and quantum realization.

The method further encompassed a systematic assessment of resource metrics. Quantum cost was computed by decomposing each reversible gate into its primitive constituents and summing their respective contributions. Garbage outputs were enumerated with precision, and efforts were undertaken to reuse intermediate signals wherever feasible so as to diminish their number. Constant inputs were likewise inspected, for their presence augments circuit width and hardware overhead. Comparative estimations were performed against established reversible adder schemes, not for imitation but to ascertain whether the proposed configuration offered tangible improvement in terms of cost and delay. Through iterative refinement, redundant pathways were excised and gate sequences simplified, until a balanced compromise betwixt performance and resource consumption was attained.

PROPOSED METHOD

The proposed system is founded upon the noble principle of reversible computation, whereby no fragment of information is suffered to perish during the course of logical operation. In conventional binary adders, the destruction of intermediate data doth inevitably occasion dissipation of energy, in accordance with the doctrine first set forth by Landauer, wherein each lost bit entail-eth a definite expenditure of heat. To remedy this imperfection, the present design employ a reversible three-operand binary adder, contrived so that every output vector answeruniquely unto its corresponding input vector. By preserving this one-to-one correspondence, the circuit avert needless energy loss and thereby render itself most suitable for low-power and high-speed VLSI applications. The principal aim of the proposed mechanism is to accomplish the summation of three binary operands within a single architectural stage, thus diminishing the delay and structural redundancy commonly observed in cascaded adder configurations.

In the working of the system, three n-bit binary inputs are admitted simultaneously into an arrangement of reversible logic gates, chiefly comprising Peres, Toffoli, Feynman, and HNG gates, each selected for its modest reduces power,area,delay,quantum cost and efficiency of operation. The first movement within the design consist of bit-wise addition, wherein corresponding bits of the three operands are processed concurrently. Unlike the ripple carry adder, whose carry signal must traverse sequentially from the least significant position to the most significant, the present scheme generatepartial sums and carries in parallel fashion. Each reversible gate is so disposed that it produce both the sum and the carry outputs without annihilating the original information. This

International Journal of
AI Electronics and Nexus Energy
Peer Reviewed, Referred & Indexed Journal
ISSN: 3070-0515 www.zesterapublications.com Original Research Paper

simultaneous computation of sum and carry considerably abate the critical path delay and enhance the overall velocity of arithmetic execution. Moreover, by employing reversible structures, the circuit maintain logical completeness whilst reducing the proliferation of superfluous outputs, commonly styled as garbage outputs.

Thereafter, the generated carry signals are orderly conveyed to the succeeding stage in a manner that respect the principles of reversibility. The architecture is devised with singular attention to the reduction of constant inputs and redundant lines, for these elements, though sometimes unavoidable, do augment the quantum cost and encumber the circuit. In this contrivance, optimization techniques are judiciously applied so that the number of reversible gates be kept to the least possible count consistent with faithful computation. The propagation of carries, being executed through structured reversible combinations, proceed with minimal latency. In contrast to carry-save or carry-look-ahead adders, wherein additional logic increase area or complexity, the proposed system harmonies speed and structural economy. The reversible mapping ensure that no ambiguity attend the outputs; each computed sum may be traced precisely back unto its originating inputs, thereby fulfilling the strict canon of reversible logic.

The entire design hath been conceived with a view toward its implementation in contemporary VLSI and quantum computing environments. In practical simulation, the architecture demonstrate improved area efficiency, reduced propagation delay, and diminished power dissipation when set against traditional three-operand adders. By eschewing irreversible logic gates, the system suppress unnecessary heat generation and thereby rendered itself advantageous for compact and energy-sensitive devices. The parallel nature of its operation rendered it particularly apt for arithmetic logic units, digital signal processors, and crypt-graphic engines, wherein multi-operand addition is of frequent occurrence. Furthermore, the structure admit of scalability; it may be extended unto larger word lengths without occasioning disproportionate augmentation in delay or energy expenditure, thus commending it for advanced computational apparatus.

RESULTS & ANALYSIS

The use of reversible logic gates shows significant improvements in power efficiency and performance when compared to conventional irreversible logic circuits. Since reversible gates maintain a one-to-one mapping between inputs and outputs, no information is lost during computation. According to Landauer's principle, information loss leads to energy dissipation; therefore, reversible gates inherently result in ultra-low power consumption. One of the key results observed is a reduction in heat dissipation. In traditional logic circuits, each bit of information loss dissipates energy in the form of heat. Reversible gates such as Peres, Toffoli, and Feynman gates eliminate this loss, making them highly suitable for low-power VLSI designs and nano-scale technologies.

Another important outcome is the optimization of hardware parameters. Designs using reversible gates show reduced quantum cost, fewer garbage outputs, and lower constant inputs when optimized properly. This leads to more efficient circuit realization with improved scalability for higher bit-width adders and arithmetic units.

From a performance perspective, reversible gate-based adders demonstrate lower propagation delay due to



Reversible Gate Schematic Diagram

International Journal of
AI Electronics and Nexus Energy
Peer Reviewed, Referred & Indexed Journal
ISSN: 3070-0515 www.zesterapublications.com Original Research Paper

parallel computation and optimized carry generation. When applied to multi operand adders, the reversible achieves faster computation compared to conventional adders like Ripple Carry and Carry Save Adder.

Power Analysis Results Using Vivado Tool



Reversible Gates Reduced Power

Reversible Gates Reduces Delay



International Journal of
AI Electronics and Nexus Energy
Peer Reviewed, Referred & Indexed Journal
ISSN: 3070-0515 www.zesterapublications.com Original Research Paper



Reversible Gates Simulation

CONCLUSION

The present work hath demonstrated the design and implementation of an efficient three-operand binary adder founded upon the principles of reversible logic. By ensuring a one-to-one correspondence between inputs and outputs, the proposed architecture preservers the destruction of information and thereby reduce unnecessary energy dissipation. Unlike conventional irreversible adders, which suffer from cumulative heat loss and propagation delay due to sequential carry transmission, the reversible design accomplishment parallel generation of sum and carry signals, thus improving computational speed and structural efficiency. Special regard hath been paid to the reduction of quantum cost, garbage outputs, and constant inputs, which are critical measures in reversible circuit synthesis. Simulation and analytical comparison reveal that the proposed system attain favourable performance in terms of area utilization, delay, and power characteristics when contrasted with traditional adder typologies. The architecture is readily extendable to higher bit-width operations and may serve as a fundamental building block in arithmetic logic units, multipliers, and cryptography processors. Hence, reversible multi-operand addition preserves itself as a promising avenue for the advancement of low-power VLSI systems and emerging quantum computational technologies.

REFERENCES

1. Bennett, C. H. (1973). Logical reversibility of computation. *IBM Journal of Research and Development, 17*(6), 525–532.
2. Brent, R. P., & Kung, H. T. (1982). A regular layout for parallel adders. *IEEE Transactions on Computers, 31*(3), 260–264.
3. Fredkin, E., & Toffoli, T. (1982). Conservative logic. *International Journal of Theoretical Physics, 21*(3–4), 219–253.
4. Han, T., & Carlson, D. A. (1987). Fast area-efficient VLSI adders. *Proceedings of the 8th IEEE Symposium on Computer Arithmetic*, 49–56.
5. Haghparast, M., & Navi, K. (2008). A novel reversible full adder circuit. *Journal of Circuits, Systems and Computers, 17*(2), 311–323.
6. Katti, R. S., & Kavasseri, R. G. (2008). Secure pseudo-random bit sequence generation using coupled LCGs. *IEEE International Symposium on Circuits and Systems*, 2929–2932.
7. Katti, R. S., & Srinivasan, S. K. (2009). Efficient hardware implementation of a new PRBS generator. *IEEE International Symposium on Circuits and Systems*, 1393–1396.
8. Kogge, P. M., & Stone, H. S. (1973). A parallel algorithm for the efficient solution of a general class of recurrence equations. *IEEE Transactions on Computers, 22*(8), 786–793.
9. Prodduturi, S. M. K. (2025). Opportunities and Challenges for iOS Developers in Exploring the Integration of Augmented Reality Technologies. International Journal of Engineering Science and Advanced Technology (IJESAT), 25(4), 200-207.

Received: 16-01-2026 | Accepted: 21-02-2026 | Published: 28-02-2026

International Journal of
AI Electronics and Nexus Energy
Peer Reviewed, Referred & Indexed Journal
ISSN: 3070-0515 www.zesterapublications.com Original Research Paper

10. Erukude, S. T. (2025, September). FedOnco-Bench: A Reproducible Benchmark for Privacy-Aware Federated Tumor Segmentation with Synthetic CT Data. In 2025 4th International Conference on Innovative Mechanisms for Industry Applications (ICIMIA) (pp. 870-876). IEEE.
11. Gaddam, S. Integrating Analytics into the Development Process: Bridging the Gap between Data Insights and Design Execution.
12. Sushma Babburi. (2025). Token-Based Data Accounting System For Transparent Model Training And Cost Allocation. American Journal of AI Cyber Computing Management, 5(4), 463–474. https://doi.org/10.64751/ajaccm.2025.v5.n4.pp463-474.
13. Peres, A. (1985). Reversible logic and quantum computers. *Physical Review A, 32*(6), 3266–3276.
14. Peris-Lopez, P., Sanmillan, E., van der Lubbe, J. C. A., & Entrena, L. (2010). Cryptographically secure PRBG for RFID tags. *IEEE International Symposium on Circuits and Systems*, 2925–2928.
15. Ganji, M. (2025). Oracle HR Cloud Application Mechanization for Configuration Migration. International Journal Of Engineering Development And Research, 13(2). https://doi.org/10.56975/ijedr.v13i2.301303.
16. Sambhav Pandey, K., & Goel, N. (2019). Ultra-fast parallel prefix adders. *IEEE Transactions on VLSI Systems, 27*(6), 1401–1412.
17. Sudhakar, S. M., & Chidambaram, K. P. (2012). Hybrid Han–Carlson adder. *IEEE International Conference on Electronics Design*, 45–49.
18. Thapliyal, H., & Ranganathan, N. (2011). Design of reversible sequential circuits. *ACM Journal on Emerging Technologies in Computing Systems, 7*(2), 1–31.
19. Todupunuri, A. (2025). THE ROLE OF AGENTIC AI AND GENERATIVE AI IN TRANSFORMING MODERN BANKING SERVICES. American Journal of AI Cyber Computing Management, 5(3), 85–93. https://doi.org/10.64751/ajaccm.2025.v5.n3.pp85-93.
20. Vedral, V., Barenco, A., & Ekert, A. (1996). Quantum networks for elementary arithmetic operations. *Physical Review A, 54*(1), 147–153.
21. Weste, N. H. E., & Harris, D. (2011). *CMOS VLSI design: A circuits and systems perspective*. Addison-Wesley.
22. Wolf, W. (2004). *Modern VLSI design*. Prentice Hall.

International Journal of
AI Electronics and Nexus Energy
Peer Reviewed, Referred & Indexed Journal
ISSN: 3070-0515 www.zesterapublications.com Original Research Paper

23. Parhami, B. (2000). Fault-tolerant reversible circuits. *Proceedings of the 40th Asilomar Conference on Signals, Systems and Computers*, 1726–1729.
24. Rabaey, J. M., Chandrakasan, A., & Nikolic, B. (2003). *Digital integrated circuits*. Prentice Hall.
25. Sklansky, J. (1960). Conditional-sum addition logic. *IRE Transactions on Electronic Computers, EC-9*(2), 226–231.
26. Zimmermann, R. (1998). Binary adder architectures for cell-based VLSI. *IEEE Journal of Solid-State Circuits, 33*(3), 403–410.
27. Maslov, D., & Dueck, G. W. (2004). Reversible cascades with minimal garbage. *IEEE Transactions on Computer-Aided Design, 23*(11), 1497–1509.
28. Cuccaro, S. A., Draper, T. G., Kutin, S. A., & Moulton, D. P. (2004). A new quantum ripple-carry addition circuit. *arXiv preprint arXiv:quant-ph/0410184*.
29. Miller, D. M., Maslov, D., & Dueck, G. W. (2003). A transformation-based algorithm for reversible logic synthesis. *Proceedings of the 40th Design Automation Conference*, 318–323.