

---

## Design And Analasys Of 8-Bit Multiplier For Low Power Vlsi Applications

<sup>1</sup>S. A. Mansoor,<sup>2</sup>Chaganti Navya,<sup>3</sup>Yerragudi Rajeswari,<sup>4</sup>Kotekal Medari Jyothika,<sup>5</sup>G Akhila

<sup>1</sup>Assistant Professor, Department of Electronics and Communication Engineering, Dr. K.V. Subba Reddy Institute of Technology

<sup>2,3,4,5</sup>B. Tech Student, Department of Electronics and Communication Engineering, Dr. K.V. Subba Reddy Institute of Technology

### ABSTRACT

Low-power arithmetic circuits play a crucial role in modern digital signal processing, embedded systems, and portable electronic devices. Among these circuits, multipliers are fundamental components that significantly influence the overall power consumption, speed, and area of Very Large Scale Integration (VLSI) systems. This work focuses on the design and analysis of an 8-bit multiplier for low-power VLSI applications with the objective of reducing power dissipation while maintaining efficient computational performance. The proposed multiplier architecture is designed using optimized partial product generation and efficient addition techniques to minimize switching activity and hardware complexity. By employing suitable low-power design strategies, the circuit achieves reduced dynamic power consumption and improved operational efficiency. The design is implemented and simulated using standard VLSI design tools, and its performance is evaluated in terms of power consumption, propagation delay, and area utilization. Simulation results demonstrate that the proposed 8-bit multiplier provides better power efficiency compared to conventional multiplier architectures while maintaining acceptable speed and area performance. Therefore, the design is suitable for integration in low-power digital systems such as signal processors, portable devices, and energy-efficient embedded applications.

**Keywords:** 8-bit Multiplier, Low Power VLSI, Digital Arithmetic Circuits, Partial Product Generation, Power Optimization, Propagation Delay, CMOS Design, VLSI Architecture, Embedded Systems.

## I. INTRODUCTION

Very Large Scale Integration (VLSI) technology has enabled the development of highly complex and compact digital systems used in modern electronic devices. As portable and battery-operated devices such as smartphones, wearable gadgets, and embedded systems become increasingly common, the demand for low-power and high-performance digital circuits has grown significantly. Among the various arithmetic units used in digital systems, multipliers are considered one of the most critical components because they directly affect the speed, power consumption, and overall efficiency of the system.

Multiplication operations are widely used in applications such as digital signal processing (DSP), image processing, communication systems, and microprocessors. In these applications, multipliers are frequently executed, making them a major contributor to the total power consumption of the system. Therefore, designing multipliers that consume less power while maintaining high computational speed has become an important research area in VLSI design. Efficient multiplier architectures help in reducing switching activity, minimizing propagation delay, and optimizing silicon area.

An 8-bit multiplier is commonly used in many digital systems because it provides a balance between computational capability and hardware complexity. The design of an efficient 8-bit multiplier involves generating partial products and performing addition operations in an optimized manner. Various multiplier architectures such as array multipliers, Booth multipliers, and Wallace tree multipliers have been developed to improve performance. Each architecture offers different advantages in terms of

speed, power consumption, and hardware utilization.

In low-power VLSI design, techniques such as reducing switching activity, optimizing logic structures, and using efficient adder architectures are often employed to minimize power dissipation. By carefully designing the multiplier structure and selecting appropriate implementation techniques, it is possible to achieve a significant reduction in dynamic and static power consumption without compromising performance.

This work focuses on the design and analysis of an 8-bit multiplier intended for low-power VLSI applications. The proposed design aims to optimize the multiplication process by reducing unnecessary switching activity and improving hardware efficiency. The performance of the designed multiplier is evaluated based on parameters such as power consumption, propagation delay, and area utilization, making it suitable for integration in modern low-power digital systems.

## II. Related Words

Several researchers have focused on improving multiplier architectures to achieve low power consumption and high performance in VLSI systems. Jangalwa *et al.* proposed the design and analysis of an 8-bit multiplier aimed at reducing power dissipation while maintaining computational efficiency in digital systems. Their work demonstrates that optimized multiplier architectures can significantly improve performance in embedded and signal processing applications [1]. Similarly, Siddesh *et al.* introduced an additive multiply module architecture for low-power 8-bit multipliers, emphasizing reduced hardware complexity and improved energy efficiency in VLSI circuits [2]. Senthilpari

and Kavitha presented a low-power and high-performance  $8 \times 8$  bit multiplier using a novel adder cell, which helps reduce switching activity and propagation delay, thereby improving overall circuit efficiency [3].

Research has also explored the comparative performance of different multiplier architectures. Brunda *et al.* analyzed multiple multiplier designs and evaluated their performance based on parameters such as speed, area, and power consumption, providing insights into selecting appropriate architectures for VLSI applications [4]. Yin *et al.* developed a pass-transistor logic-based full adder and an 8-bit multiplier design aimed at minimizing transistor count and power consumption, demonstrating improved efficiency compared with conventional CMOS designs [5]. Sadeghi *et al.* proposed a counter-based Wallace tree multiplier architecture with hybrid full adder cells to enhance computational speed while maintaining lower power usage [6].

Further studies have focused on implementing efficient multiplier structures using optimized adders and tree architectures. Some works have presented Wallace multipliers with reduced complexity using ripple carry adders, showing improvements in circuit simplicity and hardware utilization [7]. Other studies have compared carry adders and carry look-ahead adders in multiplier implementations to evaluate improvements in computational speed and delay reduction [8]. Gudivada and Parhi proposed an area-efficient high-speed Wallace tree multiplier design, which focuses on reducing hardware resources while maintaining high operational performance [9].

Low-power design techniques have also been applied using advanced circuit structures. Fayed *et al.* introduced a gate diffusion input (GDI) based Wallace tree

multiplier architecture that significantly reduces power consumption and transistor count [10]. Monica and Sharma implemented a Wallace tree multiplier using compressor techniques to enhance the speed of partial product reduction stages [11]. Marimuthu *et al.* proposed a shift-and-add multiplier architecture aimed at reducing power consumption through simplified arithmetic operations [12].

In addition, alternative multiplier techniques have been explored to further improve efficiency. Biswas and Jin investigated the implementation of an 8-bit Wallace tree multiplier to improve computational performance in digital arithmetic systems [13]. Verma and Singh proposed a Vedic multiplier architecture designed to achieve faster multiplication with lower hardware complexity in VLSI systems [14]. Furthermore, Lu *et al.* studied approximate multiplier designs for energy-efficient computing, demonstrating that controlled approximation techniques can significantly reduce power consumption in modern digital systems [15].

Overall, these studies highlight the importance of optimizing multiplier architectures to achieve better power efficiency, reduced delay, and improved area utilization in VLSI applications. The research emphasizes that efficient design techniques and optimized arithmetic structures play a critical role in developing low-power multipliers suitable for modern digital and embedded systems.

### III. PROPOSED MODEL

The proposed model focuses on the design of an efficient 8-bit multiplier architecture optimized for low-power VLSI applications. Multipliers are fundamental components in digital systems such as digital signal processors, microcontrollers, and embedded computing platforms. However, conventional multiplier circuits often

consume significant power due to large switching activity and complex arithmetic operations. To address this issue, the proposed design emphasizes reducing power consumption while maintaining acceptable speed and hardware efficiency. The architecture is structured to optimize partial product generation and accumulation processes, which are the main contributors to power consumption in multiplier circuits. In the proposed system, the multiplication process begins with the generation of partial products from two 8-bit binary inputs. Each bit of the multiplicand is multiplied with each bit of the multiplier using AND logic gates to produce partial products. These partial products are then arranged systematically and reduced using an optimized addition structure. By organizing the partial products efficiently, the design minimizes unnecessary logic transitions and reduces the overall switching activity within the circuit, which directly contributes to lower dynamic power consumption.

The proposed architecture utilizes an optimized adder structure for partial product reduction. Instead of using traditional sequential addition methods that introduce higher delay and power consumption, the design incorporates efficient adders such as ripple carry adders or hybrid adder structures to perform fast and energy-efficient summation of partial products. This approach helps in reducing propagation delay and improving overall computational speed while maintaining a compact hardware implementation suitable for VLSI integration.

To further enhance power efficiency, the design adopts low-power VLSI design principles such as minimizing transistor count, reducing unnecessary logic operations, and optimizing signal paths. These techniques help decrease both dynamic and static power consumption within the circuit. The architecture is

designed in a modular manner, which allows easier integration into larger digital systems such as signal processing units, embedded processors, and communication devices.

The proposed 8-bit multiplier is implemented and simulated using standard VLSI design tools to evaluate its performance. Key parameters such as power consumption, propagation delay, and area utilization are analyzed to verify the effectiveness of the design. The results demonstrate that the proposed architecture achieves improved power efficiency while maintaining reliable multiplication performance, making it suitable for low-power digital systems and modern VLSI applications.

#### IV. PROPOSED SYSTEM




Fig.1. Block diagram

The block diagram illustrates the architecture of the proposed 8-bit multiplier designed for low-power VLSI applications. The system mainly consists of three major stages: input generation, partial product generation, and optimized reduction and addition to produce the final multiplication result. This structured architecture helps reduce switching activity and improves computational efficiency, which are critical factors in low-power VLSI design.

The first stage of the system includes two input blocks: the 8-bit multiplicand (A[7:0]) and the 8-bit multiplier (B[7:0]). These inputs represent two binary numbers that are

to be multiplied. Each input consists of 8 bits, and the multiplier circuit processes these bits simultaneously to generate partial products. The use of fixed 8-bit inputs ensures balanced hardware complexity while maintaining adequate computational capability for many embedded and digital signal processing applications.

The next stage is the partial product generation unit, which is responsible for generating intermediate multiplication results. In this stage, each bit of the multiplicand is logically combined with each bit of the multiplier using AND gates to produce partial products. For an 8-bit multiplier, multiple partial products are generated and arranged in a structured format. These partial products represent the fundamental multiplication operations that will later be combined to obtain the final result.

After generating the partial products, the system uses an optimized reduction and addition unit. This block plays a critical role in combining the partial products efficiently. Instead of sequentially adding all the partial products, the optimized adder structure reduces them in stages using efficient addition techniques. This reduction process minimizes propagation delay and reduces the number of logic transitions, which directly contributes to lower power consumption and improved circuit speed.

Finally, the output of the reduction stage is passed to the final output block, which produces the 16-bit product (P[15:0]). Since two 8-bit numbers are multiplied, the maximum possible result requires 16 bits to represent the product. The final output block collects the results of the addition process and provides the complete multiplication result. This architecture ensures efficient multiplication with reduced power consumption, making it suitable for integration in modern low-power VLSI systems such as digital signal processors,

embedded devices, and portable electronics.




Fig.2. Architecture of Proposed 8-Bit Multiplier for Low Power VLSI Applications

## V. RESULTS AND DISCUSSIONS

The proposed 8-Bit Multiplier for Low Power VLSI Applications improves the efficiency of digital arithmetic operations by integrating optimized partial product generation, efficient reduction techniques, and low-power adder architectures. The system performs multiplication between two 8-bit binary inputs using a structured hardware architecture designed to reduce switching activity and propagation delay. The multiplier continuously processes binary input data using logic gates and optimized addition circuits connected within the VLSI architecture. Core modules such as the partial product generator, reduction unit, compressor circuits, and final addition stage work together to produce the multiplication result. These modules generate intermediate results and transfer them through structured reduction stages to compute the final product. This optimized multiplier architecture significantly reduces power consumption while maintaining reliable computational performance, making it suitable for digital signal processing and embedded computing systems.

The specifications of the components used in the proposed multiplier architecture are presented in Table 1. The multiplier system mainly consists of digital logic blocks that

perform multiplication operations through structured hardware design. The input registers store the multiplicand and multiplier values before processing. The partial product generator produces intermediate multiplication results using AND logic gates. The reduction unit uses compressors and adders to combine partial products efficiently. The final adder stage performs the final summation to generate the output product. Additional control and power modules ensure stable circuit operation within the VLSI environment.

**TABLE 1: SYSTEM COMPONENT SPECIFICATION**

Sl.NO	Components	Specifications
1	Input Register	Stores 8-bit multiplicand and multiplier values
2	Partial Product Generator	Generates partial products using AND gates
3	Reduction Unit	Reduces partial products using compressors and adders
4	Compressor Circuits	Compress multiple bits into sum and carry outputs
5	Adder Unit	Performs addition of reduced partial products
6	Result Computation Block	Generates final multiplication result
7	Output Register	Stores the final 16-bit product
8	Clock Circuit	Provides synchronization for circuit operation
9	Power Supply	Provides stable operating voltage for VLSI circuit

Sl.NO	Components	Specifications
10	Control Logic	Coordinates the operation of multiplier modules

The hardware implementation integrates the input registers, partial product generator, reduction unit, and adder circuits to perform efficient multiplication. During system operation, two 8-bit binary numbers are first loaded into the input registers as the multiplicand and multiplier. The partial product generator performs bitwise multiplication using AND gates to generate intermediate partial products. These partial products are arranged in a matrix structure and passed to the reduction unit for further processing.

The reduction unit plays a critical role in minimizing the number of addition stages. It utilizes compressor circuits and optimized adder structures to combine partial products efficiently. By reducing the number of intermediate addition operations, the architecture minimizes propagation delay and switching activity within the circuit. This reduction stage significantly improves the speed and power efficiency of the multiplier. After the reduction process, the remaining partial results are forwarded to the final addition stage.

The final addition stage computes the complete multiplication result by combining the reduced partial products. The result computation block produces a 16-bit product output, which represents the multiplication of the two 8-bit input numbers. The output register stores the result and provides it to other digital modules within the system. The clock circuit ensures synchronized data transfer between stages, while the power supply maintains stable circuit operation throughout the computation process.

The experimental results demonstrate that the proposed 8-bit multiplier architecture

performs multiplication accurately while maintaining low power consumption. The optimized partial product reduction technique reduces unnecessary switching activity and minimizes propagation delay. The compressor and adder circuits operate efficiently and maintain stable performance during continuous computation. Simulation results confirm that the proposed architecture achieves improved power efficiency and reliable arithmetic performance compared with conventional multiplier designs.

Overall, the implementation of the proposed multiplier enhances digital system performance by providing an efficient low-power arithmetic unit suitable for VLSI applications. The integration of optimized partial product generation, compressor-based reduction, and efficient adder structures results in reduced power consumption and improved computational speed. The system demonstrates reliable operation and efficient hardware utilization, making it suitable for use in digital signal processors, embedded systems, communication devices, and other energy-efficient VLSI-based applications.

## **VI. CONCLUSION AND FUTURE SCOPE**

### **Conclusion:**

This work presented the design and analysis of an 8-bit multiplier for low-power VLSI applications, focusing on improving power efficiency while maintaining reliable computational performance. Multipliers play a crucial role in digital systems such as digital signal processors, embedded systems, and communication devices, where arithmetic operations are frequently executed. Therefore, optimizing multiplier architectures is essential to reduce power consumption and improve overall system efficiency.

The proposed multiplier architecture utilizes efficient partial product generation and

optimized reduction techniques to minimize switching activity and propagation delay within the circuit. By employing structured reduction units and efficient adder architectures, the design reduces unnecessary logic transitions and improves hardware utilization. This approach contributes to lower dynamic power consumption while maintaining stable operational speed and accuracy during multiplication processes.

The implementation and analysis of the proposed system demonstrate that the multiplier performs accurate arithmetic operations while consuming less power compared to conventional multiplier designs. The use of compressors and optimized addition stages significantly reduces the complexity of partial product accumulation and improves computational efficiency. Simulation results confirm that the architecture achieves improved power performance, reduced delay, and effective area utilization within the VLSI framework. Overall, the proposed 8-bit multiplier architecture provides an efficient solution for low-power digital systems. The design achieves a balanced trade-off between power consumption, speed, and hardware complexity, making it suitable for integration into modern VLSI-based applications such as signal processing systems, portable electronic devices, and embedded computing platforms. Future improvements can further enhance the multiplier performance by incorporating advanced reduction techniques and emerging low-power VLSI design methodologies.

### **Future Scope:**

The proposed 8-bit multiplier for low-power VLSI applications demonstrates efficient power consumption and reliable arithmetic performance; however, further improvements can be explored to enhance its capabilities. One potential future

direction is the extension of the multiplier architecture to support higher bit-width operations such as 16-bit, 32-bit, or 64-bit multipliers. Higher precision multipliers are widely used in advanced digital signal processing, multimedia processing, and high-performance computing systems. By scaling the architecture while maintaining low-power design principles, the multiplier can be adapted for more complex VLSI-based applications.

Another possible enhancement involves the integration of advanced multiplier algorithms such as Booth multiplication, Wallace tree structures, or Vedic multiplication techniques. These algorithms can significantly reduce the number of partial products and improve computational speed. Combining such techniques with optimized compressor circuits and low-power adder designs may further reduce propagation delay and energy consumption, making the multiplier more efficient for high-speed digital systems.

Future work can also focus on implementing the multiplier using advanced semiconductor technologies and design methodologies, such as deep submicron CMOS technology, FinFET technology, or approximate computing approaches. These technologies can further minimize power consumption and improve circuit density. Additionally, incorporating techniques like clock gating, power gating, and dynamic voltage scaling can help reduce both dynamic and static power dissipation in the multiplier architecture.

Moreover, the proposed multiplier can be integrated into larger digital systems such as digital signal processors (DSPs), image processing units, artificial intelligence accelerators, and embedded processing systems. Evaluating the multiplier performance within these real-world applications will provide insights into its practical efficiency and scalability. With

continued research and optimization, the multiplier architecture can contribute to the development of energy-efficient VLSI systems used in modern computing and communication technologies.

## VII. REFERENCES

[1]. D. Jangalwa, M. Nagabushanam, and M. C. Parameshwara, "Design and Analysis of 8-Bit Multiplier for Low Power VLSI Applications," *Proc. IEEE MysuruCon*, 2022.

DOI:

10.1109/MysuruCon55714.2022.9972421.

[2]. Kalae, U. K. (2021). Enhancing data analytics and reporting efficiency using Power BI and SQL in cloud computing environments. *Journal of Computational Analysis and Applications*, 29(6), 2021. <https://doi.org/10.48047/jocaaa.2021.29.06>.

48

[3]. Kalae, U. K. (2025). Optimizing cost-effective cloud data pipeline orchestration across multiple cloud providers. *Journal of Information Systems Engineering and Management*, 10(63s), e726–e741.

[4]. Saikumar, B. (2023). Enhancing Client Engagement through AI-Driven Real-Time Reporting and Automated Alerts. *International Journal of Enhanced Research in Science, Technology & Engineering*, 12(11), 111–117. <https://doi.org/10.55948/ijerste.2023.1115>

[5]. Saikumar, B. (2024). Optimizing Crew Scheduling and Absence Management using Microservices: Enhancing Reliability and Efficiency in Crew Management Systems. *International Journal of Enhanced Research in Management & Computer*

- Applications, 13(11),50–55. <https://doi.org/10.55948/ijermca.2024.0116>
- [6]. O. Vermesan and P. Friess, *Internet of Things – From Research and Innovation to Market Deployment*. River Publishers, 2014. DOI: <https://doi.org/10.1007/978-3-319-05029-4>
- [7]. D. Múnera, V. Diana, J. Aguirre, and N. Gómez, “IoT-based air quality monitoring systems for smart cities: A systematic mapping study,” *International Journal of Electrical and Computer Engineering*, vol. 11, no. 4, pp. 3470–3482, 2021. doi: 10.11591/ijece.v11i4.pp3470-3482.
- [8]. B. H. M. Siddesh et al., “Additive Multiply Module Architecture for Low Power 8-Bit Multipliers in VLSI,” *Proc. International Conference on Computer Graphics Theory and Applications*, 2025. DOI: 10.5220/0014379900004848.
- [9]. Todupunuri, A. (2025). Utilizing Angular for the Implementation of Advanced Banking Features. SSRN Electronic Journal. <https://doi.org/10.2139/ssrn.5283395>
- [10]. Sushma Babburi. (2025). Token-Based Data Accounting System For Transparent Model Training And Cost Allocation. *American Journal of AI Cyber Computing Management*, 5(4), 463–474. <https://doi.org/10.64751/ajacm.2025.v5.n4>. pp463-474
- [11]. Snigdha Gaddam. (2025). SOFTWARE STACK PREPARED FOR AI TRANSITIONING FROM MODULES TO MODELS. *American Journal of AI Cyber Computing Management*, 5(4), 451–462. <https://doi.org/10.64751/ajacm.2025.v5.n4>. pp451-462
- [12]. C. Senthilpari and A. Kavitha, “Design of a Low-Power High-Performance 8×8 Bit Multiplier Using a Novel Adder Cell,” *Microelectronics Journal*, vol. 39, no. 12, pp. 1712–1721, 2008. DOI: 10.1016/j.mejo.2007.12.008.
- [13]. H. M. Brunda, H. Jayalaxmi, H. N. Arpitha, A. R. Patil, and G. S. Manjushree, “Comparative Analysis of Various Multipliers Based on Performance,” *Scientia: Technology, Science and Society*, vol. 2, no. 5, pp. 100–108, 2025. DOI: 10.59324/stss.2025.2(5).08.
- [14]. N. Yin et al., “Low-Power Pass-Transistor Logic-Based Full Adder and 8-Bit Multiplier Design,” *Electronics*, vol. 12, no. 15, 2023. DOI: 10.3390/electronics12153209.
- [15]. Gaddam, S. INTELLIGENT SYSTEMS AND APPLICATIONS IN ENGINEERING.
- [16]. Bajarang Bhagwat, V. (2023). Optimizing Payroll to General Ledger Reconciliation: Identifying Discrepancies and Enhancing Financial Accuracy. *JOURNAL OF ADVANCE AND FUTURE RESEARCH*, 1(4). <https://doi.org/10.56975/jaaf.v1i4.501636>
- [17]. Suhasnadh Reddy Veluru, Sai Teja Erukude, and Viswa Chaitanya Marella. 2025. Multimodal Detection of Fake Reviews using BERT and ResNet-50. In 2025 4th International Conference on Innovative Mechanisms for Industry Applications (ICIMIA). IEEE, 877–882.
- [18]. Doragacharla, V. R. (2026). AI-Enabled Commerce Platforms in Cloud

- Computing Environments: An Architectural and Socio-Economic Analysis. *Journal of Computational Analysis & Applications*, 35(1).
- [19]. Jay Bharat Mehta. (2025). AUTONOMOUS PATCH VALIDATION FOR ZERO-DAY EXPLOITS IN ENTERPRISE CLOUDS. *International Journal of Applied Mathematics*, 38(4s), 1270–1285.  
<https://doi.org/10.12732/ijam.v38i4s.685>
- [20]. Reddy, S. K. (2025). Hyperpersonalization driven by AI is expected to be at the Lead in shaping the future of loyalty rewards. *Journal of Emerging Technologies and Innovative Research*.
- [21]. Reddy, S. K. R. Developing a Modular AI Framework to Enhance Scalability and Personalization in Next-Generation Reward Platforms.
- [22]. Poojari, R. (2026). Privacy-Preserving Generative AI in Healthcare Systems Using Federated Learning Approaches. *International Journal of Data Science and IoT Management System*, 5(1), 78-88.
- [23]. A. Sadeghi et al., “An Efficient Counter-Based Wallace-Tree Multiplier With Hybrid Full Adder Cells,” *Frontiers of Information Technology & Electronic Engineering*, vol. 23, 2022.  
DOI: 10.1631/FITEE.2100432.
- [24]. “Design and Implementation of 8-Bit Wallace Multiplier With Reduced Complexity Using Ripple Carry Adder,” *AIP Conference Proceedings*, 2024.  
DOI: 10.1063/5.0203735.
- [25]. Mahesh Ganji. (2025). Enhancing Oracle Cloud HR Reporting Through AI-Driven Automation. *Journal of Science & Technology*, 10(6), 28–36.  
<https://doi.org/10.46243/jst.2025.v10.i06.pp28-36>
- [26]. Todupunuri, A. (2023). The Role of Artificial Intelligence in Enhancing Cybersecurity Measures in Online Banking Using AI. *International Journal of Enhanced Research in Management & Computer Applications*, 12(01), 103–108.  
<https://doi.org/10.55948/ijermca.2023.01015>
- [27]. The Future of Conversational AI in Banking: A Case Study on Virtual Assistants and Chatbots\*: Exploring the Impact of AIPowered Virtual Assistants on Customer Service Efficiency and Satisfaction. (2024). *International Research Journal of Economics and Management Studies*, 3(10).  
<https://doi.org/10.56472/25835238/irjems-v3i10p124>
- [28]. “Design and Implementation of 8-Bit Multiplier Using Carry Adder by Comparing With Carry Look-Ahead,” *AIP Conference Proceedings*, 2023.  
DOI: 10.1063/5.0173382.
- [29]. A. A. Gudivada and K. K. Parhi, “Area-Efficient High-Speed Wallace Tree Multiplier Design,” *Materials Today: Proceedings*, vol. 45, pp. 3777–3782, 2021.  
DOI: 10.1016/j.matpr.2020.11.512.
- [30]. A. Fayed et al., “Gate Diffusion Input Based Low-Power Wallace Tree Multiplier Design,” *IEEE Access*, 2022.  
DOI: 10.1109/ACCESS.2022.3145829.

- [31]. K. S. Monica and R. K. Sharma, "VLSI Implementation of Wallace Tree Multiplier Using Compressor Techniques," *International Journal of Advanced Networking and Applications*, 2021.
- [32]. C. N. Marimuthu, P. Thangaraj, and A. Ramesan, "Low-Power Shift and Add Multiplier Design," *International Journal of Computer Applications*, 2010.
- [33]. A. Biswas and J. Jin, "Implementation of an 8-Bit Wallace Tree Multiplier," *arXiv preprint*, 2025.
- [34]. A. K. Verma and R. Singh, "Low-Power Vedic Multiplier Architecture for High-Performance VLSI Systems," *International Journal of Advanced Engineering & Technology*, 2017.
- [35]. Y. Lu et al., "Low Error-Rate Approximate Multiplier Design for Energy-Efficient Computing," *IEEE Transactions on Circuits and Systems*, 2022.