View of DESIGN AND ANALYSIS OF A DIGITALLY CALIBRATED MULTILANE SERDES ARCHITECTURE FOR ULTRA-HIGH-SPEED VLSI INTERCONNECTS

Return to Article Details DESIGN AND ANALYSIS OF A DIGITALLY CALIBRATED MULTILANE SERDES ARCHITECTURE FOR ULTRA-HIGH-SPEED VLSI INTERCONNECTS Download Download PDF