An Optimized VLSI Architecture for High-Speed Digital Signal Processing in Real-Time Image Enhancement Applications. IJAENE 2025, 1 (4), 34-47. https://doi.org/10.64751/5yzxpz82.