“An Optimized VLSI Architecture for High-Speed Digital Signal Processing in Real-Time Image Enhancement Applications”, IJAENE, vol. 1, no. 4, pp. 34–47, Dec. 2025, doi: 10.64751/5yzxpz82.