“DESIGN AND ANALYSIS OF A DIGITALLY CALIBRATED MULTILANE SERDES ARCHITECTURE FOR ULTRA-HIGH-SPEED VLSI INTERCONNECTS”, IJAENE, vol. 2, no. 3, pp. 12–25, Jul. 2026, doi: 10.64751/b77bb973.