Robert H. Williams. DESIGN OF LOW-POWER VLSI ARCHITECTURE FOR HIGH-SPEED COMMUNICATION. IJAEI. 2025;1(2):1-4. Accessed November 10, 2026. https://zesterapublications.com/journals/index.php/ijaei/article/view/46