Robert H. Williams, “DESIGN OF LOW-POWER VLSI ARCHITECTURE FOR HIGH-SPEED COMMUNICATION”, IJAEI, vol. 1, no. 2, pp. 1–4, May 2025, Accessed: Aug. 01, 2026. [Online]. Available: https://zesterapublications.com/journals/index.php/ijaei/article/view/46