Robert H. Williams. DESIGN OF LOW-POWER VLSI ARCHITECTURE FOR HIGH-SPEED COMMUNICATION. IJAEI [Internet]. 2025 May 10 [cited 2026 Aug. 1];1(2):1-4. Available from: https://zesterapublications.com/journals/index.php/ijaei/article/view/46